As present CMOS devices approach technological and physical limits at the sub-10 nm scale, a 'beyond CMOS' information-processing technology is necessary for timescales beyond the semiconductor technology roadmap. This requires new approaches to logic and memory devices, and to associated lithographic processes. At the sub-5 nm scale, a technology platform based on a combination of high-resolution scanning probe lithography (SPL) and nano-imprint lithography (NIL) is regarded as a promising candidate for both resolution and high throughput production. The practical application of quantum-effect devices, such as room temperature single-electron and quantum-dot devices, then becomes feasible. This paper considers lithographic and device approaches to such a 'single nanometer manufacturing' technology. We consider the application of scanning probes, capable of imaging, probing of material properties and lithography at the single nanometer scale. Modified scanning probes are used to pattern molecular glass based resist materials, where the small particle size (<1 nm) and mono-disperse nature leads to more uniform and smaller lithographic pixel size. We also review the current status of single-electron and quantum dot devices capable of roomtemperature operation, and discuss the requirements for these devices with regards to practical application.
INTRODUCTION
A successful 'beyond CMOS' information-processing paradigm most likely will require a new lithographic technology embodying sub-5 nm logic and memory cells, perhaps in three dimensions. Beyond CMOS, several completely new approaches to data-storage and logic technologies and architectures are evolving to address the timetable beyond the present semiconductor technology roadmap. A comprehensive summary of nanoelectronic devices is contained in the Technology Roadmap for Nanoelectronics, produced by the European Commission's Information Society Technology Programme (Future and Emerging Technologies). However, this forecast assumes that the microelectronics industry is approaching the end of silicon CMOS technology scaling sometime not later than 2018, and perhaps as soon as 2015.
A technology platform based on a combination of high resolution Scanning Probe Lithography (SPL) and Nano Imprint Technology (NIL) is considered to be a promising candidate for both sub-5 nm resolution and high throughput production methods [1] [2] [3] [4] . This platform, the development of which is incorporated in the 2013 'Single Nanometer Manufacturing for beyond CMOS devices' (Acronym: SNM) EU-project (www.snm-project.eu), may offer technological solutions for the mass production of several novel beyond CMOS devices. The aim of the SNM project is to investigate and develop novel technologies for devices at the single nanometer scale, reaching the theoretical limit of future nanoelectronic and nanomechanical systems. The project will contribute to next generation nanomanufacturing technologies, with the capability to fabricate future quantum electronic devices. Furthermore, we regard SNM as an enabling technology, capable of opening new horizons in the emerging world of nanotechnology. Sustainable competence and excellence in the project should secure a new path for manufacturing ultimately-scaled electronic, optical and mechanical devices. A 15 partner team from industry, academia and research institutes, led by one of the authors of this paper (Ivo W. Rangelow) forms an integrated project (IP) working towards (i) pushing the limits of the nano-manufacturing down the single nanometer scale, (ii) development of nano-lithographic methods for nanometer-size features, overlay placement accuracy, inspection and integration in novel nanoelectronic devices, (iii) enabling of novel ultra-low power electronics, quantum devices and manipulation of individual electrons (single-electron devices), and (iv) to open new horizons for beyond CMOS technology by using novel cost-effective, global, nanolithographic technologies. It is the aim of project is to empower nanomanufacturing with a clear focus on industrial use, and to drive the rapid development of nanoscience leading to new fabrication processes and early industrial exploitation.
Since the inception of the semiconductor industry, Moore's Law has been used as the basis for long-term planning for technological developments, resulting in an exponential increase in the number of Si-MOSFETs (Silicon Metal-OxideSemiconductor Field-Effect Transistors) per chip. In the near-term, as planar MOSFET scaling limits are reached, a transition may occur from non-planar fin-FET devices to Si nanowire devices [5] [6] , with the channel cross-section scaled in both dimensions to ~10 nm, and the possibility of gates fully surrounding the channel. SPL/NIL provides a means to directly write lines defining nanowires at this scale. Furthermore, stacking of Si nanowires 7 may allow 3-D scaling of these devices and parallel operation, to allow both a high 'on' current and good gate control.
While Si nanowire devices remain mainly 'classical' in nature, a far greater technological challenge would be a subsequent transition to quantum-effect devices with scaling in all three dimensions, e.g. single-electron and quantumdot (QD) based devices. These devices, unlike 'classical' devices, inherently tend to improve in performance with reduction in size. In the following sections, we discuss the potential of SPL techniques for the fabrication of practical, highly nanoscale electronic devices. We also review various approaches to the fabrication of room temperature singleelectron/QD devices, potentially applicable in a quantum-effect 'beyond CMOS' device technology.
SCANNING PROBE LITHOGRAPHY FOR NANOSCALE DEVICES
For the continuation of down-scaling of nanoelectronic components and to realize beyond CMOS devices, novel instrumentation for nanometer precise pattern generation, pattern overlay alignment and measurement are essential prerequirements. Lithography down to the single nanometer level 1 , with high alignment accuracy between patterns, acceptable throughput, cost, and reliability is an enabling technology not only for future devices in nanoelectronics, but also in nanophotonics and nano-electromechanical systems (NEMS). In order to address this problem, we have been working on methods using a combination of high resolution scanning probe lithography (SPL) and nano-imprint lithography (NIL). We believe this is a promising candidate for high-throughput device fabrication even at the sub-5 nm scale.
In general, scanning probes are capable to confine nanoscale interactions for imaging, probing of material properties and lithography at the single nanometer scale or even smaller. Here, we are investigating novel 'single nanometer manufacturing' (SNM) technologies using modified scanning probes to pattern molecular glass based resist materials [1] [2] [3] [4] , outlined schematically in Fig. 1 . Due to the small particle size (<1 nm) and truly mono-disperse nature of molecular resists, a more uniform and smaller lithographic pixel size can be defined in comparison with conventional resists. Thus, higher resolution and lower line edge roughness (LER) are reachable. Calixarene-based resists are at present handled as 'prospective material for nanofabrication' 31 , have already been used to demonstrate sub-10 nm resolution capabilities in electron beam lithography (EBL) 32 and 12.5 nm half-pitch in EUV interference lithography 33 . However, EBL-based patterning of calixarene resist at the sub-10 nm dense level becomes rather challenging owing to proximity effects, development-related problems and the high electron doses necessary to cross-link calixarenes. To circumvent these problems, we employ a development-less process, the so-called 'self-development' phenomenon of calixarene molecular resist, using direct tip-based nanolithography.
Our home-developed set-up for scanning probe nanolithography is based on two independent feedback loops: Atomic force microscope (AFM) feedback for imaging applied to in-situ high resolution pattern alignment and inspection, and scanning tunneling microscope (STM)-Fowler-Nordheim (FN) current feedback, used for high resolution, maskless pattern generation in true non-contact mode. Therefore, our lithographic process 4 uses the same nanoprobe for (i) AFM pre-imaging to allow pattern overlay alignment, (ii) direct writing of features into calixarene molecular resist using a highly confined, development-less resist removal process via FN field emission of low energy electrons, and (iii) AFM post-imaging for final in-situ inspection. To realise high precision current detection and regulation for the lithography Defined interaction for imaging between probe and sample surface feedback loop, we have developed a two-stage trans-impedance converter and preamplifier with a transfer function of 5 V/nA and a noise level less than 0.2 pA. For precise and reliable pattern generation the IV preamplifier stage is most important, because within the actual set-up the emitted low energy electrons serve as both the regulation signal for the Zactuator (piezo-actuator and/or thermal actuator of the self-actuating piezoresistive cantilever), and as a local source to generate the respective applicable lithographic interactions.
Applying a high non-uniform electric field (approx. 10 9 V/m) within the tip-resist-gap, a highly localized FN field emission current of low energy electrons (< 50 eV) is induced, resulting in direct patterning of calixarene with positive tone behavior. Examples of SPL patterned features are presented in Fig. 2-4 . In Fig. 2 , the line pitch was modulated. In contrast, in Fig. 3 we have patterned two sub-5 nm lines with a half-pitch of 7.5 nm into 10 nm thick 4M1AC6 resist.
In comparison to EBL 31, 32 and EUV lithography 33 , where high energy electrons / photons cause a cross-linking of calixarene which results in a solubility reduction in the subsequent wet development step (negative tone behavior), no development steps are necessary in our SPL strategy. Thus, in-situ imaging of the features is possible directly after the scanning probe lithography step, using the same nanoprobe-tool. This direct-inspection capability has been used to pattern the nano-hole in Fig. 4 with precise overlay alignment to previously written lines, defining a typical singleelectron device layout. Here, we employ fully closed-loop lithography cycles in sequence using the same cantilever for imaging and lithography, where we only modify between lithography layer 1 (lines) and layer 2 (holes) the writing method from vector to single pixel patterning. In general, the line and dot size is mainly determined by the applied electron dose, bias voltage and bias polarity and tip shape and radius [1] [2] [3] [4] . Figure 1 . Schematic layout of the lithography system using a development-less, positive-tone closed loop 4 Scanning Probe Lithography (SPL) on calixarene-based molecular glass resist. Herein, the same nanoprobe are used for both direct writing of features using spatially confined low-energy electron emission from nano-tip and AFM-imaging for pre-and post-imaging as well as for pattern overlay alignment. In addition, self-actuating & piezoresistive scanning probes can be applied, expanding the lithographic throughput capabilities by enabling cantilever array technology application 30 for nanolithography. [6] arene (4M1AC6) resist using a biased tungsten coated scanning probe tip. AFM-imaging was done directly after scanning probe lithography in closed-loop fashion 4 using the same cantilever for imaging and lithography. At first lithography turn the single positive-tone lines are patterned by a vector-writing method using +30 V sample bias voltage (writing tip grounded through IV-preamplifier) and 40 nC/cm line dose. Afterwards, using AFM-imaging mode the tip was placed in between the two single lines and the nano-hole was written using pixel-by-pixel writing method. The exposure dose for generation of the positive-tone nanoholes was 60 fC/dot at +30 V sample bias voltage.
SINGLE-ELECTRON DEVICES FOR PRACTICAL APPLICATION
Single-electron devices operate using the Coulomb blockade effect. General reviews of the subject may be found in refs. 8-11. Consider a system where a small conducting 'island' electrode is isolated from source and drain electrodes by tunnel barriers of capacitance C 1 and C 2 ( Fig. 5(a) ) such that the electronic states on the island are quasi-localised. This condition exists if the tunnel resistances are greater than the quantum of resistance R Q ~ h/e 2 = 26 kΩ. If the total capacitance of the island, C 1 + C 2 = C i ~ 10 -15 F or less, then the charging energy E c = e 2 /2C i associated with the addition of a single electron on to the island may be larger than the thermal energy k B T at cryogenic temperatures. Here, k B is the Boltzmann constant and T is the measurement temperature. Electronic conduction can then begin across the system at these temperature only if the applied voltage V ds can overcome E c . This 'Coulomb blockade' of conduction creates a voltage gap ±V c in the I-V characteristics (Fig. 5(b) ). Once the Coulomb blockade is overcome, electrons transfer across the island, a drain-source current I ds can flow, and the average number of electrons on the island increases by one. As the applied voltage equal multiples of V c , the average number of electrons on the island increases one by one.
If the source-island and drain-island tunnel resistances are similar, electrons can tunnel off the island at the same rate as they tunnel on to the island, and the current increases linearly with voltage ( Fig. 5(b) solid line) . However, if the tunnel resistances are very different then electrons persist on the island, influencing the tunnelling probability of additional electrons and leading to current steps, referred to as a Coulomb staircase (Fig. 5(b) dashed line) . Furthermore, if C i is reduced ~1 aF or less, then, E c > e 2 /2C i > k B T = 25.8 meV at 300 K and single-electron effects may be observed at practically useful temperatures. Usually, this requires that the island is ~10 nm or less in size. More than one charging island can also be used, creating a multiple tunnel junction (MTJ) device 9 . It is also possible to use an additional gate electrode, coupled by capacitor C g to the island, to control island charging (Fig. 5(c) ). As the gate voltage V GS is varied, the charging energy is overcome periodically and drain-source current oscillations periodic in gate voltage are observed (Fig.5(c) ). The oscillation period is e/C g and each oscillation corresponds to a change in the number of electrons on the island by one. The device then forms a single-electron transistor (SET). The gate voltage can be used to turn I ds 'on' or 'off' by imposing or overcoming the Coulomb blockade, and may also be used to control the number of electrons on the island. The device is however very sensitive to changes in the charge on C g , or simply to the background or 'offset' charge near the island. A change in this charge of e/2 can switch the SET 'on' or 'off'.
We now consider the operation of single-electron devices at room temperature 10, 11 , an essential requirement for practical application. A reduction in the island size to ~10 nm or less can allow the total island capacitance C i < 1 aF, such that E c > k B T = 25.8 meV at 300 K. Furthermore, with an island of this scale, quantum confinement of electrons on the island creates discrete energy levels where the level separation ΔE > k B T at 300 K. The island then behaves as a quantum dot (QD) 12 where both single-electron and quantum confinement effects are significant, and electron transport occurs through a combination of single-electron and resonant tunnelling effects. Figure 6 shows E c , and the energy of the first quantised level E k , in a spherical Si island embedded in SiO 2 , as a function of island diameter D. Here we have used the self-capacitance of the island C i = 2πεD to estimate E c , and
, where ε is the permittivity and m* is the electron effective mass. Below D = 7 nm, both E c = 52 meV and E k = 28 meV are > k B T = 25.8 at 300 K, raising the possibility of room-temperature operation. Furthermore, as E c = e 2 /2C i ∝ 1/D and E k ∝ 1/D 2 both energies increase rapidly at D decreases such that at D < 5 nm, they can be ~10k B T. At these dimensions, the island behaves as a quantum dot even at room temperature and quantum / single-electron effects are likely to dominate the electrical characteristics. 
Island diameter D
The restriction E c >> k B T is not by itself sufficient for room-temperature single-electron devices. It is also essential to localise electrons on the island, requiring the tunnel barrier resistance R t > R Q . In practice, this implies that the tunnel barrier height E B >> k B T to prevent thermionic emission of electrons over the barrier, or weakening of the barrier under applied bias such that Fowler-Nordheim tunnelling begins to occur. In Si, the tunnel barriers may be defined using SiO 2 regions, or by the band edge difference between doped and depleted regions of Si.
Practical application of single-electron requires further considerations to be addressed. While a device where the restrictions discussed above are met is capable of room-temperature operation, this is not by itself sufficient for practical application. The device must also be manufacturable, with the possibility of the fabrication of large numbers of devices with controlled electrical characteristics. At present, given restrictions in lithography, this has not proved feasible, although single nanometer lithographic techniques such as SPL have the potential to enable this. The potential of SPL for the fabrication of ultra-small single-electron devices is illustrated by the work of Fuechsle et al 13 , where QDs at the atomic scale have been fabricated by controlled incorporation of phosphorous dopant atoms on a Si surface. A further issue in the devices concerns the strong dependence of E c and E k on 1/D and 1/D 2 respectively, and the exponential dependence of the tunnel resistance on D. This suggests that lithography capable of ~1 nm resolution will be necessary for practical applications, a stringent requirement to meet. The device defect density must also be small enough to avoid 'offset' charge effects, or the device must be designed in a way such that the influence of offset charge is reduced (see below).
A possible solution to these various issues may be to use more than one island in the single-electron device, creating a MTJ 9, 14, 15 . A MTJ SET requires a 1-D chain of N islands inter-connected by tunnel junctions with capacitance C, with a gate electrode coupled to the islands through gate capacitances C g (Fig. 7(a) ). In such a device, as the Coulomb blockade is determined by an aggregate effect of the islands, even if an offset charge switches the Coulomb blockade in one of the islands, the others remain unaffected and the Coulomb blockade is not completely overcome. This reduces the significance of offset charge effects. Furthermore, as an island well within the MTJ is isolated from the source and drain by capacitive arrays (Fig. 7(b) ), it has a reduced 'effective' capacitance C eff = (C g 2 + 4CC g ) 1/2 . This tends to increase the operating temperature of the device. Current flows across the MTJ at a threshold voltage V th corresponding to the point where when the Coulomb blockade in the first island is overcome and electrons can be injected into the MTJ. The MTJ may also be regarded, from the fabrication perspective, as an extension of a Si NW FET, suggesting a smooth transition from Si nanowire (SiNW) FETs 5 to single-electron devices may be possible. Disadvantages of the MTJ approach include an increase in fabrication complexity as multiple islands must be defined, and an increase in the total device resistance. 
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Most room temperature SETs have been demonstrated in Si, due to the compatibility of the fabrication process with present LSI technology, and the robustness of a Si device. We now consider different reported approaches to room temperature SETs in Si (Fig. 8) . Typically, the devices are defined either (i) entirely by high-resolution lithography, or (ii) by using material morphology to 'naturally' define nanoscale islands (e.g. the use of Si nanocrystals, or surface roughness), or (iii) a combination of lithography and material morphology. Most demonstrations of these devices are in SOI material (top Si layer thickness <50 nm), where electrical isolation of the island can be achieved by either etched trenches using reactive ion etching (RIE), or by oxidation. For approach (i), a typical device structure, defined purely by lithography, is shown schematically in Fig. 8(a) . Here, two narrow silicon constrictions, or 'necks', connect the island to source and drain contact regions 16 . The greater surface potential in the necks then creates tunnel barriers to isolate the island. It is also possible to fabricate MTJs by defining a chain of islands separated by necks (Fig. 8(b) ) 17 . The entire pattern can be transferred to the top silicon of the SOI material by RIE. The device gate electrodes may be defined using in-plane side gates, deposited top-gates, or the back-gate inherently formed by the Si substrate. An alternative to lithographically defining the island shape is to fabricate only a short SiNW (Fig. 8(c) ), with width/height ~10 nm and length ~10 nm to a few tens of nanometers. Oxidation of such a structure depends strongly on the shape, and is referred to as pattern dependent oxidation (PADOX) 18 . This can be used, in combination with quantum confinement effects along the NW, to define tunnel barriers at the ends of the NW and an island within it. The SiNW / PADOX approach was used in the demonstration of the earliest room temperature SETs 18 . For approach (ii) and (iii), the SETs may be defined in nanocrystalline Si films deposited on SiO 2 , where the nanoscale grain size helps to define the island and lithography is used to limit the current path [19] [20] [21] [22] . Finally, for approach (ii), Si nanochains created by material growth techniques may be used to define MTJ 'naturally', without the need for lithographic definition of the islands 14, 15 . 
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Considerable progress has been made in recent years to improve the performance of room temperature SETs. A reduction in the island size to ~5 nm or less greatly improves the device. At this scale, C i ~1 aF or even smaller and E c >> k B T at 300 K. Furthermore, the island behaves as a QD, with strong room-temperature quantum confinement effects. The Coulomb oscillations in these devices show large peak-to-valley ratios (PVRs) ~100, much greater then observed in earlier room temperature SETs 18, 23, 24 . SETs with large room-temperature PVR oscillations have been fabricated using a number of approaches. These include islands defined using rough, ultra-thin SOI films 25 , islands defined by e-beam lithography 26 and by 'point contacts' or short nanowires 27 . Uchida et al 25, 28 have used an ultra-thin (~3 nm thick) SOI film, where surface roughness defined islands as small as ~4 nm and C i ~0.38 aF. to fabricate room temperature SETs. Here, the film thickness variations result in changes in the quantum confinement effect, with a maximum change ~0.25 eV >> k B T at 300 K. The potential in regions where the film was thinner can then be up to 0.25 eV higher than in thicker regions, creating islands isolated by tunnel barriers. The lateral extent of the undulations determines the island diameter. Saitoh et al 27, 29 have observed large PVR Coulomb oscillations at room temperature in SETs defined in SOI material, where an ultra-small point-contact channel defines a single ~ 4 nm island. Here, E c = 168 meV and E k = 91 meV, both well above k B T at 300 K 29 . A PVR ~40 has been observed in the Coulomb oscillations of a single-hole transistor, with an island only ~2 nm in size 27 . Large PVR (~77) Coulomb oscillations have also been observed in MTJ SETs defined in heavily doped SOI material, fabricated using e-beam lithography 26 . These devices illustrate the ability to observe very strong single-electron and quantum confinement effects at room temperature in SETS with sub-5 nm islands.
Regarding approach (iii), where lithography is combined with material morphology, Si nanocrystal material provides a promising means to fabricate room temperature SETs. Here, the island can be defined either purely by the nanocrystal, with lithography used only to limit the number of nanocrystals in the device, or the island size can be determined by both the lithography and the nanocrystal morphology. Tan et al 21, 22 have fabricated 'point-contact' SETs in ~30 nm thick nanocrystalline Si films with grain size ~4-8 nm (Fig. 9(a) ). The amorphous Si grain-boundaries (GBs) separating the grains were selectively oxidated into SiO x to raise the tunnel barrier height ~170 meV, such that this was sufficient for room temperature operation 22 . Electron beam lithography was used to create point-contacts isolating a few, or even a single grain between wide source and drain contact areas. Single-electron current oscillations could be observed in these devices at 300 K, associated with a single dominant charging island (Fig. 9(b) ) 22 . For the more purely material-based approach (ii), single Si nanochains, synthesised by thermal evaporation of SiO can be used 14, 15 ( Fig. 9(c) ). Here, the Si nanocrystals along the nanochains are ~10 nm in diameter and separated by narrow SiO 2 regions. Each nanochain defined a MTJ. Single-electron charging in the MTJ results in sharp Coulomb staircase I-V characteristics at 300 K 14 . Single Si nanochain SETs can fabricated by defining Ti/Al contacts to selected single nanochains by e-beam lithography. The devices may be defined on SiO 2 on Si material, where the underlying Si forms the gate region. Figure 9(d) shows the I ds -V ds characteristics of a nanochain SET at 300 K 14 . For this device, the source-drain separation was ~180 nm, the nanochain width was ~20 nm and there were 7 Si nanocrystals along the nanochain. A multiple-step Coulomb staircase is seen, with a threshold voltage V t ≈ 0.45 V, corresponding to the edge of the Coulomb blockade region. In these devices, C and C g were ~0.12 aF and the conducting core in the nanocrystals was only ~3 nm in diameter. The effective capacitance of an island embedded well within the chain, C eff = (C g 2 + 4CC g ) 1/2 = 0.27 aF. This corresponds to a charging energy E c = e 2 /2C eff ~ 0.30 eV ~11k B T at 300 K.
CONCLUSION
We have considered the potential of SPL techniques for the fabrication of nanoscale electronic devices, with controlled dimensions at the sub-5 nm scale and the possibility of reduction in device size to even the atomic scale. These techniques may be applied towards the fabrication of practical quantum-effect devices such as room temperature singleelectron and QD devices in silicon. At present, a large number of approaches exist towards the fabrication of at least single or small numbers of these devices, although major challenges remain in the fabrication and manufacturability of large numbers of devices. A successful SPL technology for manufacturable single-electron/QD devices would allow the development of LSI few-and single-electron circuits, and perhaps ultimately, a transition to fully-quantum systems such as semiconductor quantum computation circuits.
ACKNOWLEDGEMENT

